Receive alerts when this company posts new jobs.

Similar Jobs

Job Details

AWS F1 RTL Architect/Designer

at Lab126

Posted: 2/25/2019
Job Reference #: 774146

Job Description

  • LocationUS-TX-Austin
    Posted Date2 months ago(1/16/2019 8:56 AM)
    Job ID
    Annapurna Labs (U.S.) Inc.
    Company/Location (search) : Country (Full Name)
    United States
  • Job Description

    Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. AWS is the pioneer in providing FPGA-as-a-service in the cloud. We are seeking experienced RTL Design Engineers to build the next generation of our cloud server platforms. Our success depends on our world-class infrastructure; we’re handling massive scale and rapid integration of emergent technologies.

    As a member of the FPGA Acceleration Instances Team you’ll be responsible for the design and optimization of FPGA based hardware in our data centers including technologies such as AWS F1. The F1 Instance allows customers to provide Hardware Acceleration in the AWS Cloud.

    You’ll provide leadership in the application of new technologies to large scale deployments in a continuous effort to deliver a world-class customer experience. This is a fast-paced, intellectually challenging position, and you’ll work with thought-leaders in multiple technology areas. You’ll have high standards for yourself and everyone you work with, and you’ll be constantly looking for ways to improve our products' performance, quality and cost. We’re changing an industry, and we want individuals who are ready for this challenge and want to reach beyond what is possible today.

    Key Responsibilities:
    • Develop Architecture and Micro-architecture definitions based on customer requirements.
    • RTL coding
    • FPGA timing closure
    • Collaborate with Software/Firmware teams on Software requirements.
    • Support Verification and Validation through testplan reviews and joint debug
    • Debug FPGA design at full system level in the AWS cloud and local machines

    Basic Qualifications

    • Bachelor's + 8 yrs or Masters + 6 yrs in EE/CS
    • Experience in Architecture definition and RTL coding.

    Preferred Qualifications

    • Experience with Xilinx FPGA design, area optimization, and timing closure.
    • Good familiarity with automation and scripting languages (Perl/Tcl/Python)
    • Experience debugging at full system level.
    • Meets/exceeds Amazon’s leadership principles requirements for this role
    • Meets/exceeds Amazon’s functional/technical depth and complexity for this role

    Amazon is an Equal Opportunity-Affirmative Action Employer – Minority / Female / Disability / Veteran / Gender Identity / Sexual Orientation